Electrical Performance Analysis of a Novel Embedded Chip Technology

dc.contributor.authorSarwar, Ferdous
dc.date.accessioned2017-10-30T16:40:34Z
dc.date.available2017-10-30T16:40:34Z
dc.date.issued2012
dc.description.abstractRecently ultra-thin embedded die technology gained much attention for their reduced footprint, light weight, conformality and three-dimensional assembly capabilities. The traditional flexible circuit fabrication process showed its limitations to meet the demand for increasing packaging density. The embedded die technology can be successfully utilized to develop flexible printed circuits that will satisfy the demand for reliable and high density packaging. With a tremendous application potential in wearable and disposable electronics, the reliability of the flexible embedded die package is of paramount importance. Presented is the author's contribution to the novel fabrication process for flexible packages with ultrathin (below 50 µm) dice embedded into organic polymer substrate and the results from the investigation of the electrical performance of embedded bare dice bumped using three different techniques. In this research, embedded flexible microelectronic packaging technology was developed and reliability of different packages was evaluated through JEDEC test standards based on their electrical performance. The reliability test of the developed packages suggested the better and stable performance of stud bump bonded packages. This research also covered the thinning and handling ultra-thin chips, die metallization, stud bump formation, laser ablation of polymers, and assembly of ultra-thin die. The stud bumped flexible packages that were designed and developed in this research have promising application potential in wearable RFID tags, smart textile and three dimensional-stacked packaging, among the many other application areas.en_US
dc.identifier.urihttps://hdl.handle.net/10365/26715
dc.publisherNorth Dakota State Universityen_US
dc.rightsNDSU Policy 190.6.2
dc.rights.urihttps://www.ndsu.edu/fileadmin/policy/190.pdf
dc.titleElectrical Performance Analysis of a Novel Embedded Chip Technologyen_US
dc.typeDissertationen_US
ndsu.advisorMarinov, Val
ndsu.collegeEngineeringen_US
ndsu.degreeDoctor of Philosophy (PhD)en_US
ndsu.departmentIndustrial and Manufacturing Engineeringen_US
ndsu.programIndustrial and Manufacturing Engineeringen_US

Files

Original bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
Electrical Performance Analysis of a Novel Embedded Chip Technology.pdf
Size:
4.52 MB
Format:
Adobe Portable Document Format
Description:

License bundle

Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.63 KB
Format:
Item-specific license agreed to upon submission
Description: