Show simple item record

dc.contributor.authorZamora Garcia, Gerardo Alejandro
dc.description.abstractThis thesis presents Algorithmic State Machine (ASM) designs that follow the One Cycle Demand Driven Convention (OCDDC) of three cryptographic protocols: Secure Distributed Multiplication (SDM), Pi Secure Distributed Multiplication (PiSDM, or secure distributed multiplication of a sequence), and Secure Comparison (SC), all of which achieve maximum throughput of 1/32, 1/(32(l - 1)), and 1/(32(l - 1)), respectively, for l-bit numbers. In addition, these protocols where implemented in VHDL and tested using ModelSim-Altera, verifying their correct functionality. Noting that the difference between a scheme and a protocol is that protocols involve message exchanging between two or more parties, to the author's knowledge, these hardware designs are the first ever implementations of any kind of cryptographic protocol, and because of that reason, a general method is proposed to implement protocols in hardware. The SC protocol implementation is also shown to have a 300,000+ speed up over its Python implementation counterpart.en_US
dc.publisherNorth Dakota State Universityen_US
dc.rightsNDSU Policy 190.6.2
dc.titleHardware Design for Cryptographic Protocols: An Algorithmic State Machine Design Approachen_US
dc.typeThesisen_US
dc.date.accessioned2018-06-04T18:03:59Z
dc.date.available2018-06-04T18:03:59Z
dc.date.issued2016en_US
dc.identifier.urihttps://hdl.handle.net/10365/28221
dc.rights.urihttps://www.ndsu.edu/fileadmin/policy/190.pdf
ndsu.degreeMaster of Science (MS)en_US
ndsu.collegeEngineeringen_US
ndsu.departmentElectrical and Computer Engineeringen_US
ndsu.programElectrical and Computer Engineeringen_US
ndsu.advisorSrinivasan, Sudarshan


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record