Now showing items 1-1 of 1
Formal Verification Methodology for Asynchronous Sleep Convention Logic Circuits Based on Equivalence Verification
(North Dakota State University, 2019)
Sleep Convention Logic (SCL) is an emerging ultra-low power Quasi-Delay Insensitive (QDI) asynchronous design paradigm with enormous potential for industrial applications. Design validation is a critical concern before ...