| dc.contributor.author | Kasisomayajula, Subramanyam Venkata | |
| dc.description.abstract | The trend of modern System-on-Chip (SoC) design is increasing in size and number of Processing Elements (PE) for various and general purpose tasks. Emergence of Field Programmable Gate Array (FPGA) into the world of technology has lowered the limitations faced by Application Specific Integrated Circuit (ASIC) design. FPGA has a less timeto- market and is a perfect candidate for prototyping purposes due to the flexibility they
create for the design and this is the key feature of the FPGA technology. Technology advancements have introduced reconfiguration concepts which increase the flexibility of FPGA designs more. One method to improve SoC's performance is to adopt a sophi sticated communication medium between PEs to achieve a high throughput. Bus architecture has been improved to meet the requirements of high-performance SoCs, however, its inherently poor scalability limjts their enhancement. The Network-on-Chip (NoC) design paradigm has emerged to overcome the scalability limitations of point-to-point and bus communkation. This thesis presents an investigation towards NoC versus bus based implementation of an SoC. An MP3 decoder has been selected as an application to be implemented on the proposed design. The final design in the thes is demonstrated that the NoC based MP3 decoder achieves a 14% faster clock frequency and real time operation with the NoC based
design decode an MP3 frame on average in 10% less time that the bus based MP3 decoder. | en_US |
| dc.publisher | North Dakota State University | en_US |
| dc.rights | NDSU policy 190.6.2 | en_US |
| dc.title | Implementation of Bus-Based and NoC-Based MP3 Decoders on FPGA | en_US |
| dc.type | Thesis | en_US |
| dc.date.accessioned | 2023-11-21T18:28:11Z | |
| dc.date.available | 2023-11-21T18:28:11Z | |
| dc.date.issued | 2011 | |
| dc.identifier.uri | https://hdl.handle.net/10365/33256 | |
| dc.subject.lcsh | Networks on a chip. | en_US |
| dc.subject.lcsh | Field programmable gate arrays. | en_US |
| dc.subject.lcsh | Data transmission systems. | en_US |
| dc.rights.uri | https://www.ndsu.edu/fileadmin/policy/190.pdf | en_US |
| ndsu.degree | Master of Science (MS) | en_US |
| ndsu.college | Engineering and Architecture | en_US |
| ndsu.department | Electrical and Computer Engineering | en_US |
| ndsu.program | Electrical and Computer Engineering | en_US |
| ndsu.advisor | Ababei, Cristinel | |
